Maxim’s redesigned DG/DG/DG analog switches now feature guaranteed low DG Improved, Dual, High-Speed Analog Switches. Data Sheet. Overview: Maxim’s redesigned DG/DG/DG analog switches now feature guaranteed low on-resistance matching between switches (2Ω max) and . The DG, DG and DG monolithic CMOS analog switches have TTL and CMOS compatible digital Details, datasheet, quote on part number: DG .
|Published (Last):||6 March 2012|
|PDF File Size:||12.18 Mb|
|ePub File Size:||9.55 Mb|
|Price:||Free* [*Free Regsitration Required]|
An epitaxial layer prevents the latch-up associated with older CMOS technologies. This allows C1 to charge up to the analog input voltage. CL includes fixture and stray capacitance. The algebraic convention whereby the most negative value is a minimum and the most positive dg03 maximum, is used in this data sheet. Information furnished by Intersil is believed to be accurate and reliable. Sample and Hold Circuits?
Peak Detector A3 acting as a comparator provides the logic drive for operating SW1. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this speci? Another one selects eIN or discharges the capacitor in preparation for the next integration cycle. Limit forward diode current to maximum current ratings.
The 44V maximum voltage range permits controlling 30VP-P signals.
(PDF) DG403 Datasheet download
Low charge injection simpli? Intersil semiconductor products are sold by description only. For information regarding Intersil Corporation and its products, see web site http: However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents datasheet other rights of third parties which may result from its use.
Refer to Figure 1 for test conditions. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
The analog switches are bilateral, equally matched for AC or bidirectional signals. Low Power Consumption PD. One control signal selects the timing capacitor C1 or C2. These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
DG (INTERSIL) PDF技术资料下载 DG 供应信息 IC Datasheet 数据表 (5/44 页)
The system will therefore store the most positive analog input experienced. For load conditions, see Specifications. Single datashset Split Supply Operation Applications? The pinout is similar, permitting a standard layout to be used, choosing the switch function as needed.
Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. The output of A2 is fed back to A3 and compared to the analog input eIN.
Logic input waveform is inverted for switches that have the opposite logic sense.