datasheet, circuit, data sheet: TI – SYNCHRONOUS 4-BIT COUNTERS,alldatasheet, datasheet, Datasheet search site for Electronic. These synchronous, presettable counters feature an inter- nal carry look-ahead for application in high-speed counting designs. The DM74LSA and. 74LS datasheet, 74LS pdf, 74LS data sheet, datasheet, data sheet, pdf, Fairchild Semiconductor, Synchronous 4-Bit Binary Counters.
|Published (Last):||14 March 2007|
|PDF File Size:||2.51 Mb|
|ePub File Size:||20.38 Mb|
|Price:||Free* [*Free Regsitration Required]|
I am new to NI tools and new to the forums.
I am especially looking for information concerning the “old 70s design” you want to simulate. Message dqtasheet of Message 4 of They should form a simple 16 bit binary counter that keeps incrementing until all of the output bits for E4 are all zeros and then it loads all the counters with preset value. Message 3 of When connected to ENT as it appears to be done in the orignal schematics p21, B4 to E4 the third counter starts to race at clock speed when RCO set ENT high as can be seen in the attached simulation screen shot.
(PDF) 74161 Datasheet download
Question to the forum: For some reason i couldnt attach files with my message above, and i cannot post them separately either it appears Message 5 of Message 9 of I appreciate any insights. I am asking because I found another post in this board that noted that the issue was resolved. I tried to simulate the similar cascade in another simulation tool – and i get the reverse and expeced results; that when RCO is connect to ENT, the carry is forwarded and no “racing” occurs.
Message 10 of Do you have any information about the simulation tool you are comparing to?
datasheet & applicatoin notes – Datasheet Archive
I am building a simulation of an old 70s design based on s and I have had a lot of trouble getting a set of counters to operate according to my expectations. Is the model that is being used in there shareable? Message 6 of Unfortunately it did not solve my headache. The case is not solved – and I have now asked the moderator to 774161 the duplicate.
Can you provide me with the following information to help the troubleshooting? This is not the case when connecting to ENP. Thanks for sharing these dataasheet over here!
Auto-suggest helps you quickly narrow down your search results by suggesting possible matches as you type. Most Active Software Boards: Message 7 of Message 1 of In the schematics the rco is connected to ENT.
Thanks in advance for your feedback! In my search for understanding more I discovered a recent document that had identified an error in the multisim model related to the counter executing on falling edge of clock, should be rising edge. But, when the second counter’s RCO carries over to the third counters ENT it stays high for a long period of time the duration of the QA and sets off the third counter dataeheet “race at clock speed” similar to the first counter.
Please find attached the multisim model. Something wrong with the model? Message 2 of